Method For Diagnosing Process Parameter Variations From Measurements In Analog Circuits by Chatterjee, Abhijit & Cherubal, Sasikumar
I lllll llllllll Ill lllll lllll lllll lllll lllll 111111111111111111111111111111111 
(12) United States Patent 
Chatterjee et al. 
(54) METHOD FOR DIAGNOSING PROCESS 
PARAMETER VARIATIONS FROM 
MEASUREMENTS IN ANALOG CIRCUITS 
(75) Inventors: Abhijit Chatterjee, Marietta, GA (US); 
Sasikumar Cherubal, Atlanta, GA 
(US) 
(73) Assignee: Georgia Tech Research Corporation, 
Atlanta, GA (US) 
( *) Notice: Subject to any disclaimer, the term of this 
patent is extended or adjusted under 35 
U.S.C. 154(b) by 72 days. 
(21) Appl. No.: 09/838,404 
(22) Filed: 
(65) 
Apr. 19, 2001 






US 2002/0072872 Al Jun. 13, 2002 
Related U.S. Application Data 
Provisional application No. 60/198,206, filed on Apr. 19, 
2000. 
Int. Cl.7 ................................................ G06F 17/50 
U.S. Cl. ................................................ 716/4; 716/1 
Field of Search .......................................... 716/4, 1 
References Cited 
U.S. PATENT DOCUMENTS 
5,539,652 A * 7/1996 Tegethoff ..................... 703/14 
6,212,667 Bl * 4/2001 Geer et al. ..................... 716/6 
2001/0010091 Al * 7/2001 Noy .............................. 716/4 
2002/0002698 Al * 1/2002 Hekmatpour .................. 716/4 
2002/0133772 Al * 9/2002 Voorakaranam et al. .... 714/732 
OIBER PUBLICATIONS 
Variyam et al, "Specification-driven test design for analog 
circuits", IEEE, 1998. * 
C.J.B. Spanos & S.W. Director, "Parameter Extraction for 
Statistical IC Process Characterization," IEEE Transactions 







(10) Patent No.: 
(45) Date of Patent: 
US 6,625, 785 B2 
Sep.23,2003 
G. Freeman, W. Lukaszek & J.Y.C. Pan, "Merlin: A Device 
Diagnosis System Based on Recursive Inverse Approxima-
tion," IEEE Transactions on Semiconductor Manufacturing, 
vol. 6, No. 4 (Nov. 1993) 306-317. 
M. Qu & M.A. Styblinski, "Parameter Extraction for Sta-
tistical IC Modeling Based on Recursive Inverse Approxi-
mation," IEEE Transaction on Computer-Aided Design of 
Integrated Circuits and Systems, vol. 6, No. 11 (Nov. 1997) 
1250-1259. 
S. Cherubal & A Chatterjee, "Parametric Fault Diagnosis 
for Analog Systems Using Functional Mapping," Proceed-
ings, Design, Automation and Test in Europe (1999) 
195-200. 
E. Liu, W. Kao, E. Felt & A Sangiovanni-Vincentelli, 
"Analog Testability Analysis and Fault Diagnosis Using 
Behavioral Modeling," Proceedings, IEEE Custom Inte-
grated Circuits Conference (1994) 413-416. 
D.A. Coley. 
S. Chakrabarti & A Chatterjee, "Partial Simulation-Driven 
Test Generation for Fault Detection and Diagnosis in Analog 
Circuits," Proceedings, ICCAD (2000) 562-567. 
(List continued on next page.) 
Primary Examiner-Leigh M. Garbowski 
Assistant Examiner-Brandon Bowers 




A method for diagnosing process parameter variations from 
measurements in analog circuits. The diagnosability condi-
tions for the accurate computation of device parameters are 
extended in the presence of measurement noise. In case this 
diagnosability condition is not met by standard test signals, 
a method is provided for automatically generating optimized 
tests that enable the computation of device parameters. The 
test generator explicitly optimizes the ability to compute 
device parameters from the test response. A cause-effect 
analysis engine is provided to diagnose the cause of varia-
tion in IC performance metrics in terms of the variation in 
device parameter values. Once the cause of parametric yield 
loss is diagnosed in terms of device parameters variations, 
the information can be used by process engineers to tune the 
manufacturing process to improve yield. 
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METHOD FOR DIAGNOSING PROCESS 
PARAMETER VARIATIONS FROM 
MEASUREMENTS IN ANALOG CIRCUITS 
RELATED APPLICATIONS 
This application claims the benefit of Provisional Appli-
cation Serial No. 60/198,206, filed Apr. 19, 2000, incorpo-
rated by reference herein in its entirety. 
BACKGROUND OF THE INVENTION 
This invention relates to methods for determining pro-
cessing parameters of integrated circuits ("IC''s), and par-
ticularly to methods for determining variations in integrated 
circuit processing parameters and the cause thereof. 
Analog I Cs are specified by a set of performance metrics, 
such as gain, bandwidth, total harmonic distortion, slew rate 
and the like, which are measured during production and 
tested against specified limits, called performance 
specifications, to determine whether the I Cs are good or bad. 
This process is known as specification testing. Analog ICs, 
in general, have many complex performance metrics that 
depend on a multitude of device parameters. 
Parametric yield loss, that is, the failure of a significant 
portion of ICs manufactured to pass specification tests due 
to variations in process parameters, is often a problem in 
analog IC designs. Usually, a large number of designs are 
manufactured using the same manufacturing process and the 
dependencies of the performance of these designs on device 
parameters are often different. The tuning of the process to 
improve the yield for one design may adversely affect the 
yields for other designs. Process shifts over time can also 
cause a reduction in yield. 
The dependencies of analog IC performance metrics on 
production process fluctuations are very complex and not 
known in closed form. The performance metrics of an 
analog IC depend on the values of a set of device parameters 
2 
measurements made on the circuit, if the measurements 
satisfy certain diagnosability conditions. S. Cherubal and A 
Chatterjee, "Parametric fault Diagnosis for Analog ICs 
Using Functional Mapping," Proceedings, Design Automa-
5 tion and Test in Europe, 1999, pp. 195-200 ("Cherubal and 
Chatterjee"), and E. Liu, W. Kao, E. Felt and A. 
Sangiovanni-Vincentelli, "Analog testability analysis and 
Fault diagnosis using behavioral modeling," Proceedings, 
IEEE Custom Integrated Circuits Conference, 1994, pp. 
10 413-416. An efficient algorithm for the computation of 
device parameters has been disclosed in Cherubal and 
Chatterjee, supra. 
Semiconductor ICs are manufactured in lots of wafers, 
which contain large numbers (typically thousands) of ICs. 
15 Each wafer contains a few sites which have special test 
structures which enable the measurement of device param-
eters (electrical test or "ET" measurements). If the ET 
parameters are within prescribed limits, specification tests 
are performed on the ICs on the wafer and the "good" ICs 
20 are diced, packaged and tested again against a full set of 
specifications. The limits on the ET measurements are 
usually set to be very wide, so that a wafer containing some 
good ICs is not rejected. Analog ICs often face yield 
problems wherein a set of the ICs on a wafer fails the 
25 specification tests, while the ET data is within limits. 
Two typical yield problems are shown in FIG. l(a) and 
FIG. l(b), which illustrate possible histograms of perfor-
mance metrics of ICs. In FIG. l(a) a shift in a process 
parameter causes yield loss (shaded region) while in FIG. 
30 l(b) a large variance in a performance metric causes loss in 
yield. These yield problems are often caused by the variation 
of device parameters across a wafer, that is, chip-to-chip 
variation in device parameters. 
The IC manufacturing process may be modelled 
35 hierarchically, as shown in FIG. 2. Every step in the manu-
facturing process is affected by a set of process disturbances, 
such as changes in diffusivity of dopants, oxide growth rates, 
and the like, which result in fluctuations in device param-
eters of ICs. of the IC (Vt, Kn, number of transistors, resistivity, etc.). 
Yet, the I Cs ordinarily comprise a large number of devices, 40 
such as transistors, resistors and capacitors whose nodes are 
not available for direct measurement to determine those 
The device parameters in turn control the performance 
metrics of I Cs, which determine yield. The process distur-
bances cause the device parameters vary from lot-to-lot, 
from wafer to wafer within a lot, and from IC to IC within 
a wafer. The lot-to-lot and wafer-to-wafer variations can be 
monitored by measuring the device parameters using the 
wafer test structures. However, in the current manufacturing 
methodology there is no way of directly monitoring the 
variation of device parameters across ICs on a wafer. This 
makes the diagnosis of yield problems caused by the varia-
tion of device parameters within a wafer extremely difficult. 
device parameters. 
Various techniques for diagnosing process fluctuations 
from measured device parameters have previously been 45 
disclosed in, for example, C. J.B. Spanos and S. W. Director, 
"Parameter Extraction for Statistical IC Process 
Characterization," IEEE Transactions on Computer-Aided 
Design, Vol. 5, CAD-5, January 1986, pp. 66-78; G. 
Freeman, W. Lukaszek, J. Y. C. Pan, "MERLIN: A Device 50 
Diagnosis System based on Analytic Models," IEEE Trans-
actions on Semiconductor Manufacturing, Vol. 6, No. 4, 
November 1993, pp. 306-317; and M. Qu and M. A 
Styblinski, "Parameter Extraction for Statistical IC Model-
ing Based on Recursive Inverse Approximation," IEEE 55 
Transactions on Computer-Aided Design of Integrated Cir-
cuits and Systems, Vol. 6, No. 11, November 1997, pp. 
1250-1259. However, since device parameters can only be 
measured on a few test sites on a wafer, these procedures 
cannot be used to diagnose problems caused by variation of 60 
parameters between different chips on the same wafer. Also, 
the relationship between device parameters and the perfor-
mance metrics of a circuit are often not known well enough 
SUMMARY OF THE INVENTION 
The present invention solves the aforementioned prob-
lems and meets the aforementioned needs by estimating the 
device parameters of a given circuit from the output of the 
circuit stimulated with an input that is optimized for this 
purpose. Once the optimum test signal has been identified, 
a regression model is constructed to relate measured circuit 
performance metrics to the estimated device parameters. A 
non-linear cause-effect analysis is used to diagnose the 
process cause of the variation in device parameter values. 
This information can be used by process engineers to tune 
the manufacturing process to improve yield. 
to diagnose the cause of circuit performance variations in 
terms of variations in device parameters. 
It has been shown previously that the device parameters 
which control a circuit's behavior can be computed from 
Accordingly, it is a principle object of the present inven-
65 tion to provide a novel and improved method for diagnosing 
process parameter variations from measurements in analog 
circuits. 
US 6,625,785 B2 
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It is another object of the present invention to provide a 
novel method for computing device parameters from circuit 
performance metrics in the presence of noise. 
4 
parameter from the IC. While this methodology is satisfac-
tory for characterizing the performance metrics for the 
individual ICs, it does not assist the manufacturing engineer 
It is a further object of the present invention to provide a 
novel method for generating an optimum test signal for 5 
determining device parameters of an analog circuit based on 
performance metrics of an output signal generated in 
response to the optimum test signal. 
in tuning or altering the process to improve yield. This is 
because knowledge of performance metrics for the I Cs is too 
difficult to relate to the manufacturing process parameters 
responsible therefor. 
However, referring back to FIG. 2, the present inventors 
have recognized that circuit performance metrics may be It is yet another object of the present invention to optimize 
the number of device parameters of an analog integrated 
circuit that can be determined with a given degree of 
accuracy from circuit performance metrics. 
It is yet a further object of the present invention to provide 
a novel method for determining the processing cause of 
variations in circuit performance metrics from their ideal. 
The foregoing and other objects, features, and advantages 
of the invention will be more readily understood upon 
consideration of the following detailed description of the 
invention, taken in conjunction with the accompanying 
drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. l(a) is a graph of a histogram of a performance 
parameter showing the loss in integrated circuit manufac-
turing yield resulting from a shift in the performance param-
eter. 
10 related to device parameters even though it is not practical 
to relate the circuit performance metrics to process distur-
bances further upstream. The device parameters for a given 
IC are estimated, according to the present invention, pref-
erably by stimulating the IC with a test signal, obtaining a 
15 response, and the response along with the measured perfor-
mance parameters for the IC obtained during the aforemen-
tioned performance testing, to solve for the device param-
eters of each IC. IC manufacturing engineers have known 
how to adjust the process to impact device parameters; 
20 therefore, the estimated device parameters obtained accord-
ing to the present invention are directly useful for tuning the 
process to optimize yield. 
Further, according to the invention, the test signal is 
optimized for stimulating the ICs to produce outputs from 
25 which device parameters can most accurately be estimated. 
FIG. l(b) is a graph of a histogram of a performance 
parameter showing the loss in integrated circuit manufac-
turing yield resulting from a large variance in the perfor- 30 
Measurements made on an IC for a given manufacturing 




FIG. 2 is a diagram illustrating the hierarchical model for 
an integrated circuit manufacturing process. 
where m is a set of measurements made on the IC, 
p is the set of device parameters, 
FIG. 3 is a block diagram of a method for diagnosis of 35 
device parameters for analog circuits according to the 
present invention. 
nP is the number of device parameters, and 
nm is the number of measurements. 
This relationship is usually not known in closed form and 
FIG. 4 a schematic diagram of an integrated circuit 
operational amplifier used in an example. 
FIG. 5 is a schematic diagram of an alternative test 40 
configuration for the operational amplifier of FIG. 4. 
is evaluated using circuit simulation. Given a set of perfor-
mance measurements made on an IC, Equation 1 becomes a 
set of non-linear equations in multiple variables, which can 
be used to solve for the device parameters using iterative 
numerical techniques. This can be computationally very 
expensive for large IC designs due to excessive simulation 
times, as the functional dependence of Equation 1 has to be 
FIG. 6 is a graph of the response of the operational 
amplifier of FIG. 4 to a test signal according to the present 
invention. 
FIG. 7 is shows graphs comparing simulated and com-
puted results of tests on the operational amplifier of FIG. 4 
for various device parameters. 
FIG. 8 shows the effect of changes in device parameters 
on operation amplifier circuit metrics. 
FIGS. 9(a)-(d) show the results of a cause-effect analysis 
for the operational amplifier of FIG. 4, according to the 
present invention. 
A PREFERRED EMBODIMENT 
DETAILED DESCRIPTION OF THE 
INVENTION 
In the prior art, test structures on a wafer are used to 
measure test device parameters for inferring whether the 
wafer as a whole is "good" or "bad." If such testing indicates 
that the wafer is "good," performance testing is conducted 
on each of the ICs on the wafer to obtain the performance 
parameters for the ICs. These are compared to specification 
limits to determine whether the I Cs individually pass muster. 
Such performance testing typically employs a number of test 
stimuli, each being adapted to elicit a particular performance 
45 evaluated using circuit simulation. It is possible to approxi-
mate the functional dependence using nonlinear regression 
techniques, as shown in Cherubal and Chatterjee, supra. This 
replaces computationally expensive circuit simulation with 
function evaluations, thereby reducing the cost of computing 
50 device parameters. The regression models are built using a 
training technique requiring repeated circuit simulation, and 
incurs a one-time simulation cost. However, methods 
according to the present invention automatically generate 
tests to aid diagnosis, and provide techniques for relating 
55 yield problems to the variation in device parameters. 
Refering to FIG. 3, the method generally comprises a 
pre-test analysis and post-test processing. 
First, in the pre-test analysis, a diagnosabilty analysis is 
performed to determine whether the device parameters can 
60 be accurately computed from the set of performance metrics 
of the IC. If this is not possible, optimized test stimuli are 
generated which allow the unique identification of device 
parameters that can cause yield problems. Non-linear regres-
sion models are built, which relate the performance metrics 
65 and the optimized test response of the IC to the device 
parameters. These regression models are used in the post-
test processing to solve for the values of device parameters 
US 6,625,785 B2 
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of I Cs from their responses to the optimized test stimuli. To 
diagnose yield problems, the contribution of each device 
parameter to variation in performance of I Cs is identified. 
Therefore, the regression models for the performance met-
rics are decomposed to the individual model components 
pertaining to each device parameter and those due to inter-
action between parameters. 
During the post-test phase, when there is observed yield 
loss for an IC design, the optimized tests are applied to a set 
5 
6 
is satisfied. Therefore, the effect of measurement noise on 
the errors in the computed values of parameters must be 
considered. 
Each of the measurements in m is assumed to be affected 
by measurement noise em having a variance of am2 . If 
different measurements have different variances in measure-
ment noise, the measurements can be normalized, so that 
they all have the same variance in measurement noise. In the 
presence of noise, Equation 1 becomes 
(4) 
of I Cs having yield problems and their response is measured. 10 
The device parameters for each individual IC are computed 
from their responses to the optimized test. Using the decom-
posed regression models, the effect of the computed device 






are the true (noise-free) values of mea-
15 surements and parameters respectively. 
Pre-Test Analysis 
A Diagnosability Analysis and Optimization 
To diagnose the cause of variation in performance metrics 
of an IC, device parameters for the IC must be known. 
20 
Sensitivity based heuristic analysis is used to determine 
whether the parameters can be uniquely computed from the 
Assuming that the measurement noise is small, the error 
can be approximated by a linear function about p
0 
to get 
- - b.p 
f(/50 + b.p) = f(/50) +S · p 





), Equation 4 becomes 
(4) 
(5) 
The effect of measurement noise can be analyzed using 
the singular value decomposition ("SYD") of S. SYD, which 
is described for example in D. S. Watkins, Fundamentals of 
Matrix Computations, John Wiley and Sons, 1991, decom-
set of performance metrics for a given IC. If the parameters 
cannot be uniquely determined from the set of performance 
metrics based on conventional test signals, tests acording to 
25 
the present invention are automatically generated that will 
facilitate the accurate estimation of IC device parameters. 
The automatic test generator comprises a test cost function, 
which is used to evaluate the goodness of a test, and a search 
algorithm for finding the optimal test stimulus. The auto-
30 
matic test generator uses a genetic algorithm ("GA") -based 
optimization procedure for finding the optimal stimulus. 
GAs are well understood in the art and can be used to find 
globally optimal solutions for complex search and optimi-
zation problems with many local minima, as shown in D. E. 
Goldberg, Genetic Algorithms in Search, Optimization and 
Machine Learning, Addison-Wesley, 1989. GAs have been 
used, for example, in test generation for analog circuits for 
fault isolation S. Chakrabarti and A Chatterjee, "Partial 
Simulation-driven Test Generation for Fault Detection and 
Diagnosis in Analog Circuits," Proceedings, ICCAD, 2000, 
pp. 562-567 and for fault detection P. N. Variyam and A 
Chatterjee, "Specification-driven Test Design for Analog 
Circuits," Proceedings, IEEE International Symposium on 
Defect and Fault Tolerance in VLSI Systems, 1998. pp. 
45 
335-340. 
35 poses a matrix into the product of three matrices as 
1. Diagnosability 
The number of parameters of a circuit that can be uniquely 
determined from a set of measurements made on the circuit 
is given by 
nd=rank(S) (2) 
where S is the sensitivity matrix given by 
(6) 
where U and V are orthonormal matrices (Ur.U=I and 
40 vr.V=I, I is the identity matrix), and 
~ is a diagonal matrix with decreasing positive diagonal 
elements. Substituting Equation 6 into Equation 5, with 
uur =I, produces 
D:.p -1 _, np - e~i 
-=V·L ·e ="V··-
p m ~ I Li 
(7) 
50 where V; is the i'h column of V, e'm; is the i'h element in 
ur.em, and ~; is the i'h diagonal element of ~. Since U is 
orthonormal, it can be shown that the variance of e'm; is am2 . 
The expected sum of squared errors in device parameters is 
8m1 8m1 8m1 
-·p1 -·p2 a Pnp . Pnp 
then computed as (3) 55 
8p1 8p2 
8m2 8m2 8m2 
-·p1 -·p2 a Pnp . Pnp 








a Pnp . Pnp 
The rank of a matrix is given by the number of its 
non-zero singular values. However, due to the effects of 
measurement noise, the parameters often cannot be com-
puted accurately even though the aforementioned condition 
(8) 
60 
where E( ) is the expectation operator. 
At this point, the object is to make the Left Hand Side 
(L.H.S) of Equation 8 to be less than a pre-defined constant, 
65 K, the average squared error in computed parameters needs 
to be less than K/nP. Then, the number of parameters that can 
be solved for from the given set of measurements is 
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This condition is based on differential sensitivity, which is 
valid only for small changes in parameters. Therefore, 
Equation 9 must be evaluated at every point in the device 
parameter space (the space spanned by the range of possible 
variations of parameters) to ensure diagnosability. However, 
this may prove to be computationally too expensive. 
Therefore, the heuristic of evaluating Equation 9 is prefer-
ably used only to obtain nominal values of device param-
eters as an estimate of diagnosabilty. 
2. Optimization 
Where the diagnosis procedure fails to show that all of the 
device parameters can be uniquely determined to a desired 
degree of accuracy based on conventional test signals, a 
proceure is undertaken to find the optimum test signal, that 
is, the test signal that allows the most, or the most important, 
device parameters to be determined within a desired degree 
of accuracy. A test cost function is determined as follows for 
evaluating the goodness of tests during optimization. 





SP is the sensitivity matrix of the performance 
measurements, and 
Sn is the sensitivity matrix of the newly generated test. 
An SYD is performed on S and the singular values ~; are 
computed. Since the object is to minimize the error in the 
values of computed parameters, Equation 8 can be used as 
a cost function to be minimized. However, this has a 
tendency to be dominated by a few small ~; (large values of 
llp/p;), resulting in poor quality tests being generated. 
Therefore, it is preferred that the following cost function to 
be maximized: 
np 
C - L sa{ .i.:f J sat(x) -(: : : : 
i=l 
(11) 
where ~max is a constant related to the minimum accuracy in 
computed parameters, K. 
This cost function maximizes the singular values, which 
has the same effect as minimizing the reciprocals of the 
singular values. A saturating function sat( ) is applied to ~; 
so that the cost function cannot be dominated by a few large, 
singular values. 
As can be seen by comparing equations (11), (6) and (3), 
the cost function depends on a sensitivity matrix S and, more 
particularly, the performance parameters circuit in response 
8 
GAs are stochastic optimization algorithms which encode 
a given problem into a genetic string or chromosomes, and 
perform operations patterned on the principles of evolution 
for optimization. GAs maintain a set of potential solutions to 
5 the given problem from which new solutions are created by 
the genetic operations of selection, crossover and mutation. 
PWL waveforms have shown great promise in automatic test 
generation for replacing performance tests, P. N. Variyam 
and A Chatterjee, "Specification-driven Test Design for 
10 
Analog Circuits," Proceedings, IEEE International Sympo-
sium on Defect and Fault Tolerance in VLSI Systems, 1998. 
pp. 335-340; P. N. Variyam and A Chatterjee, "Test gen-
eration for comprehensive testing of linear analog circuits 
using transient response sampling," Proceedings, ICCAD, 
1997, pp. 382-385; and R. Voorakaranam and A. Chatterjee, 
15 "Test Generation for Accurate Prediction of Analog 
Specifications," Proceedings, IEEE VLSI Test Symposium, 
2000, pp. 137-142, and for distinguishing failure modes S. 
Chakrabarti and A Chatterjee, "Partial Simulation-driven 
Test Generation for Fault Detection and Diagnosis in Analog 
20 Circuits," Proceedings, ICCAD, 2000, pp. 562-567. This 
optimization process is general and can also be applied to 
other types of waveforms such as multi-frequency tests. A 
more detailed description of using GA for optimizing PWL 
waveforms can be found in P. N. Vari yam and A Chatterjee, 
25 "Specification-driven Test Design for Analog Circuits," 
Proceedings, IEEE International Symposium on Defect and 
Fault Tolerance in VLSI Systems, 1998. pp. 335-340. 
B. Regression Modeling 
Once the test signal is optimized, a regression model is 
30 constructed that relates the device parameters of a circuit or 
device under test ("DUT") to an augmented set of measure-
ments consisting of performance parameter measurements 
and the output response of the DUT to the optimized test 
signal. A commonly-used regression modeling tool known 
35 as MARS (Multivariate Adaptive Regression Splines) is 
particularly suitable for this purpose. MARS is described, 
for example, in J. H. Friedman et al., "Multivariate Adaptive 
Regression Splines," The Annals of Statistics, Vol. 19, No, 
1, pp. 1-141. MARS is able to model nonlinear functions 
40 with a large number of independent variables and can adapt 
to the degree of nonlinearity of the function being modeled. 
MARS has been used for statistical fault simulation, test 
generation, and parametric fault diagnosis. MARS produces 






50 where Bm(x) are basis functions which are products of 
simple first order spline functions. 
MARS needs as input a set of training data, or samples of 
the input and output variables of the regression model. Here, 
the set of input variables are the device parameters and the 
55 set of output variables are the augmented set of measure-
ments. 
to a given test signal. The cost function (Eqn 11) is mini-
mized by optimizing the test signal, i.e., iterating the test 60 
signal in a computer simulation of the circuit's response 
thereto until the cost function is minimized. Preferably, the 
test signal is selected to be a piece-wise linear ("PWL") 
function of time having a relatively small number of 
breakpoints, such as five to ten breakpoints, and optimiza- 65 
tion of the test signal is preferably accomplished with a 
genetic algorithm (GA). 
To generate the training data required for building the 
MARS regression model, circuit simulation is used. In this 
process, a set of device parameter variations are randomly 
generated and measurements on the IC DUT are simulated 
using the generated device parameter variations. This set of 
parameter variations and simulated measurements are used 
to build the regression model given in Equation 12 above. 
Post-Test Processing 
Once an optimized test signal has been determined for a 
given circuit and the regression model relating the circuit 
US 6,625,785 B2 
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output to the circuit performance parameters has been 
constructed, device parameters for the circuit may be esti-
mated according to the invention. The optimized test signal 
10 
the causes of yield loss in terms of the device parameters. 
For this analysis we use the regression model (Eqn 12) 
constructed above. which relate the performance parameters 
of the DUT to the device parameters. These regression is applied to a physical device and the performance param-
eters for the device are measured. These metrics are then 
processed as follows. 
A. Computing Process Parameter Values 
As explained in Cherubal and Chatterjee, supra, it is 
possible to solve for the device parameter values of the DUT 
from measurements made thereon. Equation 1 represents a 
set of nonlinear equations in multiple variables. The set of 
measurements obtained from the DUT forms the Right Hand 
Side (R.H.S) of this set of equations. Therefore, the values 
5 models are created during the regression model construction 
step described below. The regression model which is the 
output of MARS can be decomposed to identify the contri-
butions of different input parameters to the model. This 
analysis is described as ANOVA (ANalysis Of VAriance) 
of the device parameters can be solved for, from the regres-
sion model using numerical techniques, e.g., those described 
in J. M. Ortega and W. C. Rheinbolldt, "Iterative Solution of 
Nonlinear Equations in Several Variables", New York, 
Academic, 1970. In the present invention, it is preferred that 
10 decomposition in Friedman, supra. This analysis is the 
decomposition applied to the regresion functions that are the 
outputs of the MARS modeling process. Since the output of 
MARS is a set of simple polynomial spline functions, they 
can be decomposed into functions that correspond to a single 
15 variable, functions that correspond to a product of two 
variables, and so on. The ANOVA decomposition resolves 
fpm(p) into a set of functions in the form 
a Newton-Raphson (N-R) iterative procedure be (one of the 
numerical techniques described in J. M. Ortega and W. C. 20 
Rheinholt, supra) used to solve for the device parameters. 
N-R starts with an initial guess for the solution of a set of 
non-linear equations and approximates the non-linear equa-
tions as linear using the slope of the set of equations at the 
initial guess. For the non-linear set of equations m=fpm(p) a 25 
step in the N-R iteration consists of 
(13) 
where Pi and Pi+l' are the guesses for the parameter values, 30 
and 
J(p;) is the Jacobian matrix of fpm(p) at Pi· The Jacobian 
fpmCP) =I. f;(p;) +I. fi.J(P;Pj) +I. fi.J.k(P;PtPk) + ··· (14) 
i,j i,j,k 
where the first sum give the contributions of individual 
variables, the second sum gives the contributions due to two 
variable interaction, and so on. 
The functions fi(p;) give the contribution of the device 
parameter Pi to the variation performance parameter. The 
functions fJpip) gives the contribution of the interaction 
between parameters Pi and Pj· 
Given a set of diagnosed parameters for a set of ICs, the 
individual component functions in the ANOVA decomposi-
tion (fi, fi,p ... ) can be evaluated to compute the contri-
bution of each parameter and that of parameter interactions 
on the variation in IC performance. To compute the effect of 
is a matrix each row of which consists of the partial 
derivatives of each equation in fpm(p) with respect to 
the device parameter values Pi· 35 a parameter pi, the mean and variance of fi(p;) are estimated 
The regression model that relates the measurements made 
on the DUT to the performance parameters is used to 
evaluate fpm(p) and J(p1). This reduces the complexity of 
solving Equation 1. It may not always be possible to 
compute all the parameters accurately from the test 40 
responses. Groups of parameters for which parameters can-
not be uniquely identified are called ambiguity groups. In 
case ambiguity groups exist, they are identified using the 
technique in E. Liu, W. Kao, E. Felt and A Sangiovanni-
Vincentelli, "Analog testability analysis and Fault diagnosis 45 
using behavioral modeling," Proceedings, IEEE Custom 
Integrated Circuits Conference, 1994, pp. 413-416. It can be 
shown that, ambiguity groups result in columns of the 
Jacobian that are linearly dependent on each other. Since 
each column of the the Jacobian matrix corresponds to a 50 
specific device parameter, the device parameters that make 
up each ambiguity group are identified as the device param-
eters corresponding to the linearly dependent columns of the 
Jacobian matrix. When ambiguity groups exist, the matrix 
inverse (J(p;)-1)required in Equation 13 cannot be directly 55 
computed. Therefore, one device parameter from each ambi-
guity group, is kept a constant and the corresponding column 
is removed from J(p;) so that the matrix inverse required for 
Equation 13 can be computed. Since one parameter from 
each ambiguity group is kept a constant during each 60 
iteration, only one of the infinitely many possible solutions 
for each of the device parameter values is computed, in case 
ambiguity groups exist. 
B. Cause-Effect Analysis 
The purpose of the cause-effect analysis is to find the 65 
cause of variation in the performance parameters in terms of 
the variation in the device parameters. This will help identify 
using 
1 N 




respectively, where piJ is the computed value of Pi for IC 
number j. The mean and variance of effects due to interac-
tions between parameters is estimated in a similar way using 
fi,j• 
EXAMPLE 
By way of example, the aforedescribed methodology was 
applied to a CMOS opamp described in the ITC mixed-
signal test benchmarks B. Kaminska, K. Arabi, I. Bell, P. 
Goeteti, J. L. Huertas, B. Kim, A. Rueda and M. Soma, 
"Analog and Mixed-signal Benchmark Circuits-First 
Release," Proceedings, International Test Conference, 1997, 
pp. 183-190. The circuit is a high-speed operational ampli-
fier manufactured in a CMOS process and is a typical analog 
circuit for the application of the proposed methodology. This 
circuit is shown in FIG. 4. All experiments were done on a 
350 MHz Sun-Ultra-10 workstation. The diagnosability of 
device parameters for the circuit was analyzed and tests 
were generated to aid the computation of device parameters 
as described above. Regression models were built relating 
the device parameters to the output response of the circuit as 
US 6,625,785 B2 
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described above. 400 circuit simulations were needed to 
create the regression models, which took 1.2 hours of CPU 
time. 
A. Device Parameter Computation Results 
Device parameters were computed from the automatically 5 
generated tests and performance measurements. This was 
done by simulating random variations in all device param-
eters of the opamp for a set of devices, and then computing 
the device parameters from the test response. 
The process parameter variations for the opamp are 
10 
shown in Table 1. Performance tests for the opamp included 
offset voltage, slew rate, large signal gain, Common Mode 
Rejection Ratio (CMRR) and Power Supply Rejection Ratio 
("PSRR"). These are some of the common performance 
parameters measured for operational amplifiers. Accurate 
computation of device parameters was not possible from the 15 
performance measurements alone. Alternate tests were gen-
erated for the CMOS opamp using the circuit configuration 
shown in FIG. 5. The optimized tests and nominal circuit 
12 
measured. This was considered the nominal statistical dis-
tribution of device performance. In the second case, circuit 
instances were generated with change in nominal values and 
increased variances introduced into all the device parameters 
to simulate a process shift and poor control of process, 
respectively. This is considered the new or faulted distribu-
tion of device performance. It was found that four of the 
opamp's performance metrics, namely, slew rate ("SR"), 
supply current ("Isup") PSRR and large signal gain ("A,,") 
were affected by this change in device parameter statistics. 
The histograms of the normal and faulted IC performance 
metrics are shown in FIG. 8. 
The device parameter values for the faulted set of ICs 
were computed as described above. The cause-effect analy-
sis was performed on the second set of I Cs to diagnose the 
causes of drift and increased in variance of performance 
metrics. The results of cause-effect analysis on the affected 
ICs is shown in FIG. 9. The bar-graphs on the left side of 
FIG. 9(a), (b), (c) and (d) show the relative contributions of 
response for the CMOS opamp are shown in FIG. 6. 
TABLE 1 
Device :12arameters for CMOS 012am12 
20 
various device parameters to the drift in performance met-
rics. It can be seen that the shift (reduction) in slew rate is 
mainly due to the shifts in the device parameters toxn, and 
Vtn. Therefore, those parameters must be tuned to improve 
the slew-rate of the set of ICs. Similar inferences may be 
Para Para 
meter Max Min meter Max Min 
xlP 0.3µm -0.3µm xln 0.3µm -0.3µm 
xwP 0.3µm -0.3µm xwn 0.3µm -0.3µm 
ldp 0.03 µm 0.1µm l~ 0.03 µm 0.1 µm 
v~ -0.65 v -1.05 v Vt,, 0.60 v 1.0 v 
Yp 0.2 0.6 Yn 0.3 0.8 
to~ 225 A° 275 A° toxn 225 A° 275 A° 
Cc 1.lpF 0.9pF Re 2.5 kQ 1.5 KQ 
The optimized test response was sampled at a frequency 
25 
made about the shift in supply current. The pie-charts on the 
right of FIG. 9(a) (b), (c) and (d) show the relative contri-
butions of each device parameter variation to the variance of 
each performance. 
For example, it can be seen that the major portion of the 
30 
variance in slew rate is caused by the variation in toxn and 
xw n· Better control of these parameters is required to reduce 
the variance in slew rate. The portion of the bar-graphs 
pie-charts labeled 'Error' refers to the part of the variation 
that could not be explained by the variation in any of the 
of 100 kHz to form the alternate test measurements. A 35 parameters considered. It is seen that the technique is able to 
diagnose a major portion of the cause of shift and variance 
in circuit performance parameters. The technique is able to 
track variation in performance caused by the interaction 
between parameters as can be seen from FIG. 9(b) (a 
measurement noise of 6 mV peak-to-peak was assumed for 
the transient response and that of 1 m V peak-to-peak for DC 
measurements. To test the device parameter computation 
technique, random circuit instances were generated by vary-
ing all the device parameters of the circuit. Measurement 
noise was simulated by adding Gaussian distributed random 
numbers to the simulated test responses. Device parameter 
computation was attempted from the simulated test 
responses. The comparison of the simulated and computed 
parameters for the device parameters of the opamp is given 
in FIG. 7. 
40 
significant portion of the variance in PSRR is caused by the 
variation in toxn and Vtn)· This information can be used to 
provide feedback to process engineers to tune the manufac-
turing process to improve yield. 
The terms and expressions which have been employed in 
The 'true' (simulated) value for each parameter is given 
45 
the foregoing specification are used therein as terms of 
description and not of limitation, and there is no intention, 
in the use of such terms and expressions, of excluding 
equivalents of the features shown and described or portions 
thereof, it being recognized that the scope of the invention 
by the straight line while the computed values for the device 
parameters are marked by '+'signs. The device parameter 
computation algorithm is able to compute all but 4 param-
eters (Re, ldP, ldm xwp) accurately. It is seen that the 
computed parameters track the simulated parameters, prov-
ing the effectiveness of the generated test and the device 
parameter computation algorithm. The CPU time required to 
compute the device parameters from the test response was 55 
29.1 milliseconds per IC. 
50 
is defined and limited only by the claims which follow. 
What is claimed is: 
B. Cause-Effect Analysis 
The above-described cause-effect analysis methodology 
was analyzed using a simulated scenario, where a shift in the 
mean value of device parameters (process shift) and 60 
increased variance in device parameters (poor process 
control) cause yield loss. The cause-effect analysis method 
is shown to correctly diagnose the cause of yield loss. To 
study the effectiveness of the cause effect analysis two case 
studies were performed. In the first case, a Monte Carlo 65 
simulation of the circuit was performed to generate a set of 
IC instances and the performance metrics of these I Cs were 
1. A method for determining device parameters of an 
analog integrated circuit based on circuit performance 
metrics, comprising: 
constructing a model of the analog integrated circuit 
having an input and an output; 
applying a candidate signal to said input of said analog 
integrated circuit so as to produce an output signal; 
measuring circuit performance metrics from said output 
signal; 
performing a sensitivity-based heuristic analysis to deter-
mine whether said device parameters can be uniquely 
determined from said performance metrics in response 
to said candidate signal and, where said device param-
eters can be uniquely determined from said perfor-
mance metrics, accepting said candidate signal as a test 
signal; and 
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ing measured circuit performance in response to said test 
signal to actual device parameters. 
5. The method of claim 4, wherein a simulation model is 
used for said model. 
6. The method of claim 4, wherein said optimization 
procedure applies a genetic algorithm. 
7. The method of claim 4, further comprising testing an 
physical circuit by generating said test signal, applying said 
test signal to said input of said physical circuit, measuring 
said circuit metrics in response to said test signal, and 
where said device parameters cannot be uniquely deter-
mined from said performance metrics, performing an 
optimization procedure to find the optimum test signal, 
said optimization procedure comprising defining a test 
cost function based on said performance metrics and s 
acceptable accuracy in determining said device 
parameters, and successively applying different new 
candidate signals until said test cost function reaches an 
acceptable value, then accepting the most recent new 
candidate signal as the test signal. 10 applying said measured circuit metrics to said regression 
model to produce said device parameters. 2. The method of claim 1, wherein a simulation model is 
used for said model. 
3. The method of claim 1, wherein said optimization 
procedure applies a genetic algorithm. 
4. The method of claim 1, further comprising constructing 
a regression model, based on said test signal, ideal circuit 
performance metrics and ideal device parameters, for relat-
8. The method of claim 7, further comprising decompos-
ing the output of said model to determine the effect of 
varying a device parameter on the circuit performance 
15 metrics. 
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